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• SECTION I
1.0 INTRODUCTION
This is the Second Quarterly Report on the work performed
under Contract NAS8-18018 "SATURN Integrated Circuit Test Program"
which is being performed for NASA, George C. Marshall Space Flight
Center, Huntsville, Alabama.
The goal of this program is to investigate thereliability
characteristics of integrated circuits so that the dominant failure
modes and mechanisms can be identified and effective screening tests
developed for the devices studied in this program. The test sample
in this program represents three basic manufacturing pr__. One
device type, the MC-1519, contains one compatible thin film die and
one monolithic transistor die. The other devices (e.g. the MC-1525,
MC-1530, and SN-526A) are the single die all-diffused monolithic
structure. Functionally, the MC-1510 and the MC-1525 represent a
class of differential amplifiers, while the MC-1530 and SN-526A
represent a class of operational amplifiers; and in the case of
the SN-526A, possible use as a high gain differential amplifier.
The SN-526A w_s procured from Texas Instruments, Inc. These par-
ticular circuits were chosen as being representative of the single
types of processes which maybe used to manufacture integrated
linear circuits.
This report adds to the First Quarterly Report. It
includes a description of the electrical parameter measurements
for the MC-1530, SN-526A, and the MC-1525 and the life test circuit
analysis for the MC-1530 and the MC-1525 circuits. In addition,
the test program description is repeated and updated to include
progress obtained as of January i, 1967. Finally, the results
of a reliability data survey are included.
I
• SECTION II
.
2.0 TEST DEVICES
2.1 Description of Test Devices
Four different integrated circuit amplifiers have been
selected for this program; The three circuits manufactured by the
Motorola Semiconductor Products Division are the MC-1519, MC-1525,
and MC-1530. That manufactured by Texas Instruments, Inc. is the
SN-526A. These circuits differ among themselves in their performance
characteristics, manufacturing processes and methods of packaging
(Table 2-1).
DEVICE
TYPE
MC-1519
MC-1525
MC-1530
SN-526A
TYPE OF
AMPLIFIER
Differential
Differential
Operational
Operational
TABLE 2-1
COMPARISON OF TEST DEVICES
MANUFACTURING
PROCESS
Monolithic P-N-P and
Monolithic N-P-N w/thin
Film Resistors
Monolithic w/diffused
Resistors
Monolithic w/diffused
Resistors
Monolithic w/diffused
Resistors
TYPE OF
PACKAGE
10-1ead
TO-5 Package
10-1ead
TO-5 Package
10-1ead alumina
Flat Packa__e
(I/4" x I/_")
10-1ead welded
Flat Package
(i14"x i18")
A more detailed description of these circuits can be found in the
First Quarterly Report.
2
• SECTION III
3.0 L ELECTRICAL CHARACTERISTICS
The parameter characteristics of these integrated circuits
are discussed in this report. As will be seen, the measurement defi-
nitions are similar for most circuits. The differences of importance
are those techniques usedto make the measurements. The discussion
presented in this section will compare the parameters at each circuit
separately, discussing their similarities using tabular and schematic
presentations wherever necessary. Distribution analysis will also be
included to show the relative distributions in a graphic presentation.
3.1 Special Test Method Requirements by Device
3.1.i Differential Amplifier - MC-1519
Figure 3-1 shows the circuit configuration employed in
measuring the electrical characteristics of the MC-1519 in the
common emitter (CE) mode. This circuit is used in principle, for
fixing the circuit current for all measurements. An operational
amplifier circuit provides the constant current flow through the
input stage required in all test measurements. In the measuring
circuits described herein, the amplifier symbol > is used to
designate the circuit as shown in Figure 3-1 with the operational
amplifier modification.
3.1.2 SN-526A_ MC-1530_ MC-1519
In describing the measuring circuits used for these circuits,
the amplifier symbol > will be defined as the integrated circuit
device under test. For those circuits and tests requiring roll
off capacitors for stabilization, these items are not included in
the description of the individual test method.
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Figure 3-1. Schematic Diagram of MC-1519
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3.2 Test Measurement Techniques
3.2.1
Input Offset Voltage (Vio)
The input offset voltage is defined as the dc voltage
which must be applied between the input terminals to obtain zero-
differential-output voltage for double ended amplifiers, or zero-
output voltage referenced to ground for single ended amplifiers.
Without this voltage applied, the amplifier becomes unbalanced and
the output voltage level will deviate from ground by an amount equal
to the input offset voltage times circuit gain and with the opposite
electrical polarity. Each amplifier used in this program has a two-
sided input thereby requiring a measurement of the input offset
voltage.
The technique used for setting Vio is essentially the
same for all devices. In one device, the MC-1519, the Voltage drop
was measured across a resistor divider (i/I000) and divided by i000
to obtain the actual Vio. For the other three circuits, the measure-
ment was taken at the input terminals and read directly on a digital
vacuum tube voltmeter. The equivalent circuit is as follows for
this measurement.
I+V A
+Vcc
-VEE
V = 0 Vdc
Figure 3-2. Vio Test Schematic
5
Vio is measured between points A and B for the MC-1530,
MC-1525, and the SN-526A. It is measured between C and B, divided
by I000, for the MC-1519.
3.2.2 Input Current (li) and Input Offset Current (lio)
For the Motorola circuits, the input current is defined as
that current measured at the input when the inputs were connected
to the circuit ground through a I00 ohm resistance. That is
+Vcc
-VEE
Figure 3-3. Ib and lio Test Schematic
However, the data sheets for the SN-526A circuit calls for
the measurement being made when Vin = Vio. To do that, the test
method was modified to include the circuit shown for the Vio measure-
ment with a current measurement being made in _nput as a voltage
reading through a I0,000 ohm resistance.
6
Vio
Circuit
Figure 3-4.
m
+---O
SN-526A I. Test Schematic
i
Because of the very low input currents, typical values of
50 nAdc, and because the input offset voltage was adjusted at each
measurement, the output remained balanced. In designing more rapid
measurement techniques, it is assumed that the system designer would
take advantage of the high gain operational characteristics of this
style of amplifier and utilize a feedback resistor to set Vio at the
level required to hold the output voltage at approximately 0 volts
and then monitor the current in each input lead for the lin measure-
ment.
The differential input current (or input offset current -
lio ) is defined as the difference in current values for each input
and is a computed quantity obtained from the measured input currents.
Its significance in this program is that it is a measure of the
similarity of the input transistor characteristics and will become
important if one of the two input circuits begins to degrade, if its
degradation will show up as a function of input circuit.
3.2.3 Differential Voltage Gain (Add)
This measurement is a measure of the circuit's ability
to amplify differences in voltages applied to the two input terminals
of the differential amplifier. As such, it does not apply to the
single-ended MC-1530 and is used in the measurement of the SN-526A
circuit only because it offers both the single-ended and differential
amplification characteristics in the same circuit. The measurement
required first adjusting the input offset voltage (Vio) to the
correct value and then applying a small alternating signal across
the inputs and measuring the voltage difference at the output
terminals under the predetermined load conditions. The differential
gain is then defined as the ratio of the output signal to the input
signal and can be converted to decibels if desired.
I0
ohms
Vi = 1.0 mVrms
at i kHz - MC-1519, MC-1525
at I00 Hz - SN-526A
/ Add (ratio) - V i
V
Add (db) = 20 log _
Figure 3-5. Differential Voltage Gain Test Schematic
3 2.4 Single Ended Voltage Gain (Av, AVol)
The procedure followed in this measurement is similar to
that employed in the Add measurement (Paragraph 3.2.3) except that
the output signal is now referenced to ground for one of the halves
of the differential amplifier sections and the gain measurement
pertains to that part of the amplifier (Av). For the operational
amplifiers, it now becomes a measure of the open loop gain of the
8
circuit (AVol). The significant variations in test procedure for
these circuits are the input signal voltage and the oscillator
frequency. The gain of the MC-1530 required that the input signal
be reduced to 0.I mV rms to permit undistorted sine waves at the
output voltage. All other devices were measured with the input
voltage equal to 1.0 mV rms. The Texas Instrument circuit (SN-526A)
was measured at a frequency of i00 Hertz because it was specified
to be done so. Motorola's circuits were tested at the frequency of
i000 Hertz for the same reason. The circuit measurement technique
is generally described as follows:
i l0
ohms
±
0
<)
I--
V
Av (ratio) = V-_1
V
a v (db) = 2O log T
1
Figure 3-6. Single Ended Voltage Gain Test Schematic
3.2.5 Maximum Output Voltage Swing (Vo)
In this measurement, the input voltage was increased
until the output voltage sine wave begins to become distorted.
At this time, the peak to peak voltage is recorded. The significance
of this measurement is probably found in its ability to detect
leakage in the transistors in the output stages of the amplifier.
However, the significance of this measurement remains to be proven,
and, for that reason, is not considered a major parameter in this
program. Again the oscillator frequency is set according to the
published data sheet requirements of each vendor. The test circuit
is identical to that used in measuring the single ended gain (_¢
and AVol) except that the input signal is increased until the out-
put distortion occurs.
3.2.6
Bandwidth (BW), Input Impedance (Zin), and Common Mode
Rejection (CMRe j)
These parameters are the ones which require considerable
time for each parameter measurement, while being less significant
as reliability study test parameters. Therefore, they are being
made on those samples being life tested, both operational and
storage, initially, at i000 hours, and at each i000 hour readout
thereafter. The measurement techniques being used for some tests
differ appreciably from those published in the applicable brochures.
For instance, the ac input resistance measurement assumes the
idealistic relationship that when Rin = Zin , then V ° will be reduced
by a factor of 2 resulting in a 6 db drop in output signal. In each
instance, however, it is necessary to adjust Vio to balance the output
i0
J
min
m
Q
Figure 3-7. Input Impedance Test Schematic
voltage. As is illustrated in Figures 3-9 and 3-10, the value
of the dc'input current is too large to permit such a simple
circuit to be workable. _nen problems of this nature existed,
modifications to procedures were incorporated that permitted
the measurement to be made.
3.3 Program Test Parameters
A summary of the test parameters measured, their limits,
and the actually recorded values are summarized in this section.
The normal distribution graphs are representative of total test
sample. The limits selected for the SN-526A have been arbitrarily
selected by the test program personnel, based on distribution data
shown here, for in none of the published documents available for
this circuit is there a list of minimum or maximum limits. This
is not a critical problem for the final data analysis will include
an evaluation of parameter degradation as a result of applied stresses.
All measurements recorded in this section are performed at room
temperature (approximately 25°C).
3.3.1 Table of Test Parameters
A list of the test parameters and their initial limits is
found in Table 3-1. The endpoint limits are found in Tables 3-2_
3-3, 3-4, and 3-5.
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TABLE 3-2
PRELIMINARY MC-1519 FAILURE CRITERIA
Parameters
Av4
Vio8
Vio4
V
O
Add
BW
Initial
Limits
1.4 - 5.52
6.0 Max.
6.0 Max.
12.0 Min.
2.8- 11.03
1.8 Min.
Final Limits
Degradation
1.0 - i0.0
7.0 Max.
7.0 Max.
i0 Min.
2.0 - 20
1.6 Min.
Catastrophic
Inoperative
I0 Max.
I0 Max.
Inoperative
Inoperative
Less than 0.5
Units
Volts
mV
mV
Volts
Volts
K ohm
630 Min. Information Parameter KC
14 0 7 - 70 0 5 - i00 0.i - 300 uA
18" 0°7 - 70 0.5 - I00 0.i - 300 uA
V - .* Information Parameter
CM(out)
VCM(in)* Information Parameter
* Study parameters. No decisions concerning failure of these circuits
are made from these parameters.
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TABLE 3-3
PRELIMINARY MC- 1530 FAILURE CRITERIA
Parameters
IBI*
IB2*
Iio,
Vio
V
O
AVOL
at V. =0, i
in mV
BWOL*
CMrej -"
defined as
Initial
Limits
i0 uA
i0 uA
2 uA
5 mV Max.
9,0 Min.
0.45 - i. 25
1 Min.
2.0 Min.
i0 Min.
i
I 70 Min.
AVOL
Final Limits
Units
Degradation Catastrophic
+ 20 uA uA
+ 20 uA
4 uA
7mV
7.5 Min.
0.20 - 3.2
+ I00 uA
+ i00 uA
20 uA
50 mV
2.0
Inoperative
Information Parameter
Information Parameter
uA
uA
8 K ohms i K o_ms
Information Parameter
ACM
mV
Volts
Volts
MHz
Volts
Computed = 20 log AVOL x 104 - 20 log
VICM
2
K ohm
db
* Study parameters. No decisions concerning failure of these circuits
are made from these parameters.
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TABLE 3-4
PRELIMINARY SN-526A FAILURE CRITERIA
Parameters
IB7*
IB8*
VioS
Vio7
Initial
Limits
0.5 uA Max.
0.5 uA Max.
Final Limits
Degradation
2 uA Max.
2 uA Max.
Catastrophic
20 uA Max.
20 uA Max.
Information Parameter
+ 20
+ 20 + 25
+ 50
+ 50
Units
uA
uA
mV
mV
Add 2.0- i0.0 1.0 Min.
AVO L I.O- 5.0
BW* 50 Min.
9.0 Min. 7.5 Min.
Inoperative
0.28 Min. Inoperative
Information Parameter
Volt
Volt
kHz
V
O
VOL
Z.
].n
CMr ej *
5.0 Min.
i0 Min.
3.5 Min.
2. O Min.
i Min.
i
Volt
Volt
{
M ohm
Information Parameter
* Study parameters, No decisions concerning failure of these
circuits are made from these parameters.
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TABLE 3-5
PRELIMINARY MC-1525 FAILURE CRITERIA
Parameters
Add
Vo(CM) *
V o
Vio
lin*
CMRe j "._
BW
Z. *
zn
Initial
Limits
120 - 160
6.0- 8.0
7.0 Min.
5.0 Max.
4.0 Max.
20 Max.
80 Min.
1400 Min.
2.0 Hin.
Final Limits
Degradation Catastrophic
80 - 200 I0 Min.
5.0 - 9.0
3.5 Min.
8.0 Max.
i0.0 Max.
40 Max.
-5.0 - +11.5
i. 0 Min.
4 0 Max.
i00 blax.
Information Parameter
Information Parameter
f _ _ - °In o,.m=tlon Parameter
Units
Volt
Volt
Vdc
Volt
mV dc
uA
uA
db
kc
k ohm
Study parameters. No decisions concerning failure of these
circuits are made from these parameters.
26
4.0 TEST PROGRAM
SECTION IV
This program is being performed on the four integrated
circuit amplifiers described in Section 2. The program includes
200 samples of each type. The tests that these samples will be
subjected to are summarized in Table 4-1. A more detailed explana-
tion of each test procedure is found in the following sections.
4.1 Operating Life Tests
Three operating life tests are listed in Table 4-1. Since
each of Motorola's circuits can be operated at many circuit power
levels, the specific test circuit for tests ! and 2 is a nonfunctional
test with normal bias applied. Test 2 is considered to be a control
sample. Test 3 consists of testing these circuits at the maximum
permissible temperature and at an accelerated power level. Each
test will be performed for a minimum of i000 test hours and will be
extended to 4000 hours, time permittinz. Each device under test
is, at regular intervals, removed from the stress test, allowed
sufficient time to return to room tenperature, and then read electri-
cally for those parameters which are determined to be critical to
the proper operation of the device. Regular test intervals are 125,
250, i000 hours and at each i000 hours thereafter. Failure analysis
will be conducted immediately on verified catastrophic failures
(opens and shorts). However, on samples exhibiting abnormal
parameter degradation that is less than catastrophic, no failure
analysis will be performed until enough readouts are accumulated
to verify failure and to define the rate of degradation occurring.
An analysis of critical stresses on the circuit elements
in the MC-1519 under the operating life test: conditions was included
in Section 6 of Qusrterly Report No. I. The MC-1530 and MC-1525
analyses are included in this report and the SN-526A analysis is
planned for a future report.
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4.1.1 Test I - 125°C Ambient, i00 mW - Bias Life Test
Each circuit selected for this program has been evaluated
electrically to determine its applicability to variable power stress
testing. Each circuit can be stressed at power levels greater than
normal operational would generally require. This test procedure is
designed to determine the life reliability characteristics for each
circuit at a minimum stress level. The test results at the conclusion
of this reporting period are summarized in Table 4-2.
TABLE 4-2
OPERATING LIFE TEST
TA = 125°C' Pd = I00 mW
MC-1519 Differential
Amplifier
MC-!530 Operational
Amplifier
SN-526A Operational
Amplifier
MC-1525 Differential
Amplifier
Initial
Sample
Size
25
25
25
25
Number of Failures at Each Readout
125
i 0
0 0
250
Test Time - Hours
i 0
I
i
500
0
1.006
4.1.2 Test 2 - 25°C Ambient: i00 4# - Bias Life Test
This test is performed as a control test and the electrical
bias conditions are identical to those used in test i. The test
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ambient is maintained at room temperature. The test results at the
conclusion of this reporting period are summarized in Table 4-3.
TABLE 4-3
OPERATINGLIFE TEST
TA =25°C' Pd = I00 mW
MC-!519 Differential
Amplifier
MC-1530 Operational
Amplifier
SN-526A Operational
Amplifier
MC-1525 Differential
Amplifier
Initial
Sample
Size
15
15
15
15
Number of Failures at Each Readout
1251
l
0
0
0
I
i
Test Time - Hours
2501 500
oio
olo
°l
i000
4.1.3 Test 3 - Elevated _bient - Accelerated Bias Life Test
The purpose of this test is to accelerate normal failure
modes at junction temperatures in excess of the rated conditions
for the device. Each circuit is biased at the 300 milliwatt power
level (normal power level-TA=!50°C for the MC-1525). The temperature
of these tests will be maintained at the chan_er temperature of 125°C.
The test results at the conclusion of this reporting period are sum-
marized in Table 4-4. The MC-1525 has a critical applied power limi-
tation which does not permit it to be stressed as planned. In place
of this test, it is being tested as in 4.1.1 except that the ambient
temperature has been changed to i50°C to adjust the average junction
temperature an equivalent amount.
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TABLE 4-4
OPERATINGLIFE TEST
TA = 125°C' Pd = 300 MW
MC-1519
MC-1530
SN-526A
MC-1525
Differential
Amplifier
Operational
Amplifier
Operational
Amplifier
Differential
Amplifier
Initial
Sample
Size
25
25
25
25
Number of Failures at Each Readout
Test Time - Hours
125 250 500
0 i i
2 0
0 0
| , "
I000
4.1.4 Test 4 - Storage Life Test
This test is performed at the ambient temperature of
150°C. It consists of placing the devices, uubiased, in a test
chamber and periodically withdrawing them from the chamber for
parameter readings. A minimum of four hours is allowed between
the time the device removal from temperature stress to the time
the test sample's electrical parameters are read. The test results
at the conclusion of this reporting period are summarized in
Table 4-5.
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TABLE 4-5
STORAGELIFE TEST
TA = 150°C' Pd = 0 mW
MC-1519 Differential
Amplifier
MC-1530 Operational
Amplifier
SN-526A Operational
Amplifier
MC-1525 Differential
Amplifier
Initial
Sample
Size
15
15
Number of Failures at Each Readout
125 250
0 0
0 0
15 0 0
15
Test Time - Hours
500
0
0
i000
4.2 Step Stress Tests
Step stress testing is a teclnnique utilizing sm_!l samples,
subjected to successively increasing levels of stress, to obtain a
maximum amount of reliability information in a relatively short
period of time. The testing stress usually used in evaluations of
this nature will be any combination of temperature or power or voltage.
The technique is not restricted to these methods of testing and is
often applied to mechanical tests as well. Intermediate readings are
taken after each step.
4.2.1 Test 5 - Tei_erature Step Stress Test
The devices to be stressed in this manner are stored at
each stress temperature for 48 hours. The initial step is set at
150°C for the TO-5 package circuits and 200°C for the flat package
circuits. After each stress, the surviving circuits will be stressed
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at a level 25°C higher than the previous step. Each test will be
continued until more than 67 percent of the sample has failed. The
test results at the conclusion of this reporting period are summarized
in Table 4-6.
TABLE 4 - 6
TEMPERATURESTEP STRESS
TIME AT EACH STRESS "T" = 48 HOURS
MC-1519 Differential
Amplifier
MC-1530 Operational
Amplifier
SN-526A Operational
Amplifier
MC-1525 Differential
_plifier
In i t ial
Sample
Size
15
15
15
].5
Number of Failures at Each Step
150
0
D
Temperature Steps
o[010it....
: L
- , 0 0
i
i
!
_!Oil •
!
, !
t i|
.... ---.3_ ..... ]....
4.2.2 Test 6 - Power Step Stress Test
Each circuit is stressed at the room ambient temperature
by varying the power dissipated in a controlled manner. The devices
are s_bjected to 48 hours of testing at each stress level. The
initial power level is I00 milliwat'ts and each successive steep is
increased by I00 mill iw_tts. The tests continue until either 67
percent of the sample has failed, the equipment limitations have
been reached, or the circuit limitations have been reached. All
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devices passing at one stress level are subjected to the next pro-
grammed stress level. The test results at the conclusion of this
reporting period are summarized in Table 4-7.
TABLE 4-7
POWERSTEP STRESS TEST
TA = 25°C, TIME AT EACH STEP = 48 HOURS
MC-1519 Differential
Amplifier
MC-1530 Operational
Amplifier
SN-526A Operational
__mplifier
Initial
Sample
Size
15
15
15
Number of Failur, at Each Readout
Stress Power Level (Watts)
0.110.2 0.3 0.4! 0.5
0 0 0 0
J
......... J
0 0 0
4.2.3 Test 7 - Temper@ture - Power Step Stress Test
The procedure to be used in this test is identical with
that defined for test number 6 except that the ambient temperature
will be set at 125°C and that the MC-1525 will be step stressed by
increasing the ambient temperature in steps of 25°C to a maximum
temperature of 225°C. The test results at the conclusion of this
reporting period are sum_narized in Table 4-8.
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TABLE 4- 8
POWER STEP STRESS TEST
TA = 125°C
MC-1519
MC-1530
SN-526A
MC-1525
Differential
Amplifier
Operational
Ampl ifier
Operational
Amplifier
Differential
Amplifier
Initial
Sample
Size
Number of Failures at Each Readout
Stress Power Level (Watts)
!
0.I 0.2 0.3 0.4 0.5 0.6 0.7 0.810.9 1.0
15 0 0 0 0
15 0 0 0 0
]5 0 0 0
30 !
¸¸I.....
_J.......i
4.2.4 Test 8 - Temperature C_yc_
Each sample is being subjected to I0 cycles of te_perature
cycling per the procedure listed in Mil-Std-202C except that the
temperature extremes are varied for each step in the program as
follows:
Step i
Step 2
Step 3
Step 4
to
Step n
-55°C to 150°C
-55°C to +175°C
-55°C to +200°C
-55°C to Th(n) when less than 33 percent of
the initial sample remains good or until
the equipment limit has been reached.
Th(n) = [150 + 25(n-1)]°C
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iThe test results at the conclusion of this reporting period are
summarized in Table 4-9.
TABLE 4-9
TEMPERAT[_E CYCLING STEP STRESS
i0 CYCLES PER STEP (MIL-STD-202C)
LOW TEMPER#_TURE CONSTANT OF TA = -55°C
MC-1519 Differential
Amplifier
MC-1530 Operational
Amplifier
SN-526A Operational
Amplifier
MC-1525 Differential
Amplifier
Initial
Sample
Size
15
15
15
Number of Failures at Each Readout
Upper Temperature Stress (°C)
150 175 200
0
0
1
0
0
"i
0
0
275 300
4.3 MIL-S-19500 Test Sequences
Standard integrated circuits are normally expected to pass
the two environmental test sequences listed in MiI-S-19500. To
verify that this capability still exists in this product, this sequence
of testing is added to the test program. Intermediate readings are
taken after each test.
4.3 .i Test 9 - Mechanical Test Sequence
The mec_lanical test sequences and their detailed procedures
are defined in the following paragraphs. The test results at the
conclusion of this reporting period are surm_arized in Table 4-10.
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TABLE 4- i 0
MECHANICAL ENVIRONMENTALTEST SEQUENCE
MC-1519
MC-1530
SN-526A
MC-1525
Differential
Amplifier
Operational
Amplifier
Operational
Amplifier
Differential
Amplifier
Initial
Sample
Size
25
25
25
25
Shock
1500 G
0
0
1
Number of Failures
Stress
Vib.
Fat.
20 G
1
Vib.
Var. Freq.
20 G
0
0
Constant
Accel.
20,000 G
0
0
4.3.1.1 Shock Test
The shock test is intended to determine the suitability
of devices for use in electronic equipment that may be subjected to
moderately severe shocks, resulting from suddenly applied forces
or abrupt changes in motion produced by rough handling, transportation
or field operation. The shock test is usually performed by rigidly
mounting the device under test in a fixture on a carriage between
vertical guide rods. The carriage is raised and dropped. The height
from which the carriage is dropped and the nature of the pad upon
which it drops determine the shock level and period. This shock
test is repeated five times along each of three axes, X!' Y!' Zl'
at a shock level of 1500 "G"
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4.3.1.2 Constant Acceleration
The constant acceleration test is an "accelerated" test
designed to detect types of structural and mechanical weaknesses
not necessarily detected in shock and vibration tests. The device
under test is mounted in a jig on the periphery of a rotating member.
The rotational speed and radius from the devices under test to the
rotational axis determine the acceleration level of 20,000 G.
4.3.1.3 Vibration Fatigue
The purpose of this test is to determine the effect of
prolonged vibration on the device. The integrated circuit device
under test is rigidly mounted on a vibration table, and then sub-.
jected to a simple harmonic motion at approximatelY 60 cps with a
constant peak acceleration of 20 G minimum for a period of 32 hours
in each of three mutually perpendicular orientations for a total of
96 hours.
4.3.1.4 Vibration Variable Frequency
This test is performed for the purpose of determining the
effect on devices of vibration through a constantly varying frequency
range. The integrated circuit is rigidly fastened to a vibration
platform and then vibrated at a constant peak acceleration of 20 G.
The vibration frequency is varied approximately logarithmically
between I00 and 2000 cps. The entire frequency range of i00 to 2000
cps and return to i00 cps is traversed in not less than 4 minutes.
This cycle is performed four times in each of three mutually perpen-
dicular planes.
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4.3.2 Test I0 - Thermal Test Sequence
The thermal test sequence and the individual test pro-
cedures are defined inthe following paragraphs. The test results
at the conclusionof this reporting period are summarized in Table
4-11.
TABLE 4-11
THERMAL ENVIRONMENTAL TEST SEQUENCE
MC-1519
Differential
Amplifier
MC-1530
Operational
Amplifier
SN-526A
Operational
Amplifier
MC-1525
Differential
Amplifier
Initial
Sample
Size
25
25
25
25
Solder-
ability
0
0
0
Number of Failures
Stress
Temperature
_ycling o
-65 C to 175 C
,0
0
0
Thermsl Moisture
; Shock Resistance
0°C to 100°C i0 Days
0 0
4.3.2.1 Solderability
This test is designed to determine both the ability of the
integrated circuit to withstand the high temperature encountered
during soldering and to determine how well the leads are wetted to
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solder. The test is performed by dipping the package leads into
molten 60-40 lead-tin solder at 230°C to a point 1/6 inch from the
body of the package for a period of i0 seconds. The circuits are
tested for electrical parameters to determine if the test caused
any characteristic changes and then are examined under a microscope
to determine if the leads have been adequately coated with solder.
4.3.2.2 Temperature Cycling
The temperature cycling test is conducted to determine the
resistance of the integrated circuit to repeated exposure to extremes
of high and low temperature. A typical temperature cycling test for
• f_Opintegrated circuits consists of 30 m_nutes at -_) _ 5 minutes at
+25°C, 30_minutes at +175°C, 5 minutes a= +2_ _, and return to -65°C.
This high and low temperature sequence is repeated five times.
4.3.2.3 Thermal Shock
This test is similar to temperature cycling, except that
the transfer time from the extreme temperature is shorter. This
test is often referred to as "glass strain." The standard test for
evaluating integrated circuits used 0 ° and 100°C as extreme tempera-
ture limits. The transfer time must be less than 5 seconds. This
test is run for five cycles.
4.3.2.4 Moisture Resistance
The purpose of the moisture resistance test is to evaluate,
in an accelerated manner, the resistance of integrated circuits to
high humidity and temperature conditions. The test period is I0
days, during which the integrated circuit in a chamber is subjected
to temperature cycles be_Teen +10 ° and +65°C at a relative humidity
of between 90 and 98 percent.
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These test procedures are described in detail in
Mil-Std-750 -- TEST METHODSFOR SEMICONDUCTORDEVICES.
4.3.3 Additional Testing
At the completion of these standard tests, the survivors
from these samples (tests 9 and i0) will be equally divided into
three samples and will be stressed, in steps, as follows:
No
mo
C ,
Temperature Cycling Step Stress Test
Using the same time sequences performed in the
standard test sequence, referred to in test 9,
i0 cycles will be performed at each step, with
parameter readings performed after each step,
until more than 50 percent of the sample has
failed or the equipment limitations have been
reached.
ist Step
2nd Step
nth Step
-55°C to +175°C
-55°C to +200°C
-55 to [175 +25(n-1)]°C
Shock Step Stress Test
i0 shocks in each axis (Xl, YI' Zl) will be performed
in stress steps of:
3,000 G 0.2 millisecond
i0,000 G 0.2 millisecond
with parameter readings to be made after each step.
Vibration Variable Frequency Step Stress Test
The sample will be subjected to increased steps of
stresses using the same procedure as outlined to
be performed in the variable frequency vibration
test stress except that the stress levels at each
step will be as follows:
4].
Step i 30 G
2 50 G
3 70 G
4- 80 G
5 90 G
6 i00 G
Such parameter readings as are necessary to determine
whether tile die and leads are intact will be taken
after each step in the stress sequence. Complete
electrical parameter data will be taken at the
beginning and at the end of the program.
4.4 Special Studies
These samples are reserved for studies such as thermal
electrical characterization through infrared techniques and other
special investigations to be determined jointly by NASA-Huntsville
and Motorola.
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SECTION V
5.0 LIFE TEST CIRCUITS
The purpose of operating life or burn-in tests is to
accelerate those mechanisms which lead to premature failure of
a device under normal operating stress or to provide an estimate
of the life expectancy of devices during normal operation.
Functional tests (i.e. operating the device in a fashion similar
to which it will be used in a system) are the most attractive to
most circuit designers. As integrated circuits become more complex,
however, it is increasingly difficult to increase the electrical
stress levels so that the basic mechanism which cause failures
will be accelerated without either violating the basic principle
of applying integrated ___._,_,I_= violating the operational or
functional design of the circuit, or introducing stress levels in
the interior of the device which are so far removed from normal
operation that correlation between the accelerated level and the
normal operating stress level becomes obscure. Other techniques
must, therefore, be developed considering not only the physical
reactions or processes which lead to failure but the logistic
factors of time and facility costs if economical procurement of
high reliability l_near integrated circuits is to become a ....a- _ litv.
This means that burn-in or life testing techniques must be com-
patible with standard quality assurance procedures. Past experience
with digital integrated circuits has indicated that, in a vast
majority of cases, a combination of dc bias and temperature will
accelerate most of the failure modes that are present. If we con-
sider that the basic structure of linear integrated circuits and
the processing techniques utilized in their fabrication are no
different than those used in the production of digital integrated
circuits, then it follows that the same mechanisms found in the
digital circuit should also be present in the linear circuit.
Relative frequency of occurrences may differ due to such differences
as material resistivity, chip area, etc. In considering the fore-
going factors, dc operational life tests were chosen for this program.
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An analysis was made of each device at each stress level
to determine the concentration of stress within the integrated
circuit. These analyses are being formalized for presentation.
The analysis of the MC_1519 was presented in the First Quarterly
report• The analyses of the anticipated stress levels within
the MC-1525 and MC-1530 are presented in this report• The analysis
of the SN-526A will be formalized and presented in a subsequent
report. As an adjunct in this effort in analysis, Motorola is
investigating the development of circuit models which are compatible
with computer analysis techniques. The results of this investigation
will be presented in subsequentreports.
5.1 MC-1525 Life Test _L_z^-_1,_o_s
The MC-1525 operational life test circuit is shown in
Figure 5-1.
it can be shown that any unbalance between the currents
of the differential transistors, Q1 and Q3' has no effe__t as long
as the sum of the currents remains constant. The circuit analysis
may, therefore, be simplified by the use of a single equivalent
• Fl_ure 5-2 shows this equivalentstage in the collector of Q2 "_
circuit.
The circuit may be further simplified by the use of a
Helmholtz-Thevinen equivalent circuit at the input to Q2 with the
parameters as shown in Figure 5-3.
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.8
i
VCC = +12 V
R4
8.4 i_
!
R1
22.4 Kg
Q2
O i0
-6 Vdc
R 2
11.2 K_
R8
VEE = -12 V ___7
! 11.2 K_2
4
0 5
6
O
Figure 5-1. NC-1525 Operating _L_ Test Circuit
_-' 6049-3-7
±12
I I ----->
22.4 K
R1
12
_
Q2
Qd (eq) V
,_ _ _=+12vo_
-6 Vdc
V E = -12 Volts
°Figure 5-2. MC-1525 Equivale_t Circui_
R 1
__Q2
> Ib ,_R3
V E = -12 Vdc
Figure 5.--3.
-6 Vdc
, R ! R9
R1 + R 2
!
V =
(-V E -V d) R 2
RI + R 2
MC-1525 Equivaleat Circuit Us_ ,-"
Eeuivalent Voltage Source in Base
of C!2.
V C = +12 V
+ V d
46 6050-3-7
Solvings for the currents in Q2 we have:
! !
V = Ib R + (B + I) Ib R3 + Vbe
!
V - Vbe
Ib=
R + (B + i) R3
m e =
!
(B + i) (V - Vbe)
!
R + (B + i) R3
!
B (V - Vbe)
Ic = Ie (Qeq) = -7
R + (B + i) R3
!
Evaluating the quantity (V - Vbe ) assuming V d = Vbe = 0.6 Volts
, (-VEE- Vd) R 2
V = RI + R2 + Vd
' [-(-12_ - 0 6] iI_ 2 x 103 +0.6
(Ii.2 + 22.4) I0 J
V
' ii .4
= --_- + 0.6 = 3.8 + 0.6 = 4.4 Volts
!
V - V d = 3.8 Volts
The equivalent source resistance, neglecting the oynam_c resistance
of the diode, is
' R1 R2 11.2 x 22.4 22.4
R - R I + R2 - 11.2 + 22f_ " x 103 - 3
R =7.47 K,_
K_
47
Assuming a _ of to which corresponds to an _ = 0.98, then
Ib = 3.8(7.47 ÷ 51 x 1.4) x 103 = 48 uA
VR3 = (B + i) I b RE = 51 x 48 x 10-6 x 1.4 x 103
VR3 = 3.4 Volts
Ve(Q2) = VR3 + VEE
VE(Q2) = 3.4 + (-12) = -8.6 Volts
° VC(Q2) = -6.6 Volts
VCE(Q2) = 2.0 Volts
IC(Q2) = BI b = 50 x 48 = 2.4 mA
VR2 = VR3 + Vbe - Vd = 3.4 Volts
VR2 3.4 -3
I2 = R2 - 11.2 x I0 = .30 mA
IE(Qeq) = IC(Q2 ) = 2.4 mA
Ve(Qeq) = Vbb - Vbe = -6.6 Volts
VC(Qeq) = Vcc " _i e R(eq)
VC(Qeq) = 12 -9.9 = 2.1 Volts
and V
ce (Qeq) = 2.1 - (-6.6) = 8.7 Volts
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Calculating the total power
PT = VCC ICC + VEE lEE + VBB Ibb(eq)
PT = 12 x 2.35 x 10-3 + (+12)(.3 + 2.45)10 -3 + (-6) (+48)i0
-6
PT = 60.9 mW
The power dissipation in each element in the device can now be
evaluated
PRI = (I2 + Ib )2 R1 = (.348 x 10-6) 2 x 22.4 x 103
PRI = 2.7 mW
PR2 = 122 R2 = ('3 x 10-3) 2 x 11.2 x 103
PR2 = 1.0 W_
PR = 132 R =
PR = 8.4 mW
(B + i) Ib12 R [ ix48x 1.4 x ]0 z
Neglecting the Vbe Ib term
PQ2 = Ic VEE = 2.0 x
PQ2 = 4.8 mW
-3
2.4 x i0
Assuming _(Qeq) = i
PR (eq) -- (I c (Qeq))
PR(eq) = 23.4 mW
Req = (2.35 x 103 )2
x4.2x 103
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Assuming matched conditions on the differential transistors, QI and
Q, this power may be assumed to divide equally, so that 1/2 of the
above power is dissipated in each resistor. The power dissipated
in each resistor is then
PR4 = PR5 = 11.6 mW
Using the value calculated for VCE(Qeq ) and assuming a matched
condition (0 offset) then
1
PQI = PQ3 = 2 (VcE IC)
1
PQI = PQ3 = _ (8.7 x 2.35)
PQI = PQ3 = 20.4 mW
PDI = 0.6 x 0.3 = .18 mW
Approximately 58 percent of the power is being dissipated in the
resistor net_.zork and approximately 14 percent is dissipsted in
each of the input transistors, Q1 and Q3' and 14 percent in the
current source transistor_ -, Q2"
5.2 MC-1530 Life Test Ci_'cuits
The following two sections present the analysis of the
MC-1530 under the operating life test levels of !00 and 300 mi!liwatts.
The i00 milliwatt test conditions are analyzed in some detail. The
analysis of the 300 milllwatt test is based, in part, on the results
of the i00 milliwatt analysis since the power dissipation increment
is concentrated primarily in the output section.
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5.2.1 MC-1530 i00 Milliwatt Test Circuit
The life test circuit for the i00 milliwatt test is shown
in Figure 5-4. In calculating the power dissipated in each circuit
element, the external capacitance can be disregarded for its purpose
is to suppress random osc_llations that can occur if the circuit is
not properly designed. Considering the input differential stage of
the amplifier, we determine the voltages at different points in the
circuit and thus estimate the power dissipated in the elements of
that section of the device. If we assume that the input differential
transistors are matched, the circuit may be redrawn as shown in
Figure 5-4 for the bias conditions shown in Figure 5-5.
Assuming _ = 1 for both transistors, we may then calculate
the voltage at base of Q3 and use the voltage to calculate the current
through R2, which is approximately equal to the collector current.
Assuming Vd = 0.7 volts and Ib = 0.
(-6 + 2(0.7)R 5
VB_Q3 =- (R4 + R5 ] = -3.2 V (i)
then
= VEE - (VB_q3 -0.7) _ 1.0 mA (2)
IR2 R 2
Then assuming that IC_QI = IC_Q2 = 1/2 IC_Q3 (_ = i) and resistors
R 1 and R 3 are matched, the voltage at the collectors of Q1 and Q2
can be determined neglecting the base currents of Q4 and Q5 by the
equation.
R3IvVC-QI _ VC-Q2 _ VCC - _2_ EE +0.7 (VEE + 1.4) R5]R4 + R 5 ] (3)
VC_Q2 = +2.2 Volts
51
0.! _f
R 1 < > R 3
7.75 K< _ 7.75 K
[--_)
I
I
!
VCC = 6 V
8 ()
7
K
Q4 Q5 I
I
J
R6
_ 1.5K
--o- ...._______I_5
2 Q3_ 3,2 K
D 1
R2 "_DI 2
2.2 "K_ _ R4
±
]
6K
7
5 K
I
4 P_1o
30 K
i
Q8
R8 b
_,d_ _7
3
-VEE = 6 V
F1o_L_e 5-4 MC-1530 Operating Life Test Circcit
5
----O 0t_T
k Ql0
52 6051-3-7
3.2 K
R 5
R4
1.5K
±
K
o
O -VEE = 6 Volts
----O +Vcc =
+ 6 V
Figure 5-5. _,_C-1530 input Differential Amplifier Sectio_a
53 6052-3-7
This voltage also appears at the bases of Q4 and Q5"
at the emitter of these transistors is then:
The voltage
VE-Q4 = VE-Q5 = VB-Q4 - 0.7
(4)
and
VE-Q4 _ 2.2 - 0.7 _ 1.5 Volts
1.5 Volts = i mA
IR 6 = 1.5 K
The voltage at the collector of Q5 is then
VC_Q 5 = Vc C - IC_Q5 R 7 (5)
assuming that transistors Q4 and Q5 are matched and _ _ i, then
VC_Q5 = Vcc - I C R 7
6 - 0.5 x 3 = 4.5 volts
Vc.q5
(6)
and
VC-Q6 = 3.8 Vdc
The meshes of the circuit consisting of R8, D 3, and Q7 may be
analyzed in the following manner. The diode D 3 is formed as a
transistor with the collector shorted to the base. The section
is redrawn as sho_,Jn in Figure 5-6.
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The current through the transistor connected as D 3 will be
-VEE - VBE
IR8 = R8
6 - 0.7 5.4
IR 8 = "3.4 K = 7.4 = 1.58
(7)
If the transistors are identical then the current in the emitter of
Q7 will be equal to the current of the emitter of the diode connected
transistor D 3. Assuming further that _ = 1 then IC_Q7 = IR8
and the collector of Q7 behaves as a collector of a con_non base
stage and may be represented as a current source equal to 1.58 mA.
°The level shifting and output stages may then be redrawn
as shown in Figure 5-7. We can determine the voltage at the base
of Q8 as being two diode drops removed from -VEE. Therefore:
VE_q6 - VEE - 1.4
IR9 - R9 (8)
IR 9 = 3.86 +x6103- 1.4 = 1.4 r_\
Surmning the currents at the base of Q8' neglecting the base current
of Q8' we have
and
+ = IQIRI0 IR 9 7
E o = IRI 0
IRI0
RI0 + VB_Q8 =
RI0 + VEE + 1.4 V
(9)
(i0)
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Substituting equations 7, 8, and 9 into equation I0 and simplifying
we have:
__RI0 RI0
Eo =-VEEkF88 R 9 RI O- VE_Q6 9
+1.4
Eo 6 3_3.___ 30 i) 30 <_ 30 i)- _-- - - 3.8 _- + 1.4 - _--.-._+
Eo = .16 volts
This value is in error due to the approximation that _ = i, as well
as due to the round off of the value calculated for VE_Q6. Were we
to reflect this value of voltage back to the input, assuming typical
gain, it would result in an offset of approximately -0.3 miilivolt.
This value is small considering the typical value of i millivolt
given for this device.
(ii)
Using the value of E o calculated above then:
VC_Q6 = E o + 0.7 = VC_Q6 volts
IRI I = RI I
VCC - VC_Q_
5.14
IRil 5 K
= 1.02 mA
The combination of D 4 and .QI0 is in the same form as D 3 and Q7
except that the transistor QI0 is made up of three transistors
connected in parallel, each of which is identical to the diode
connected transistor. The emitter current of each, assuming
identical characteristics, will be equal to the emitter current
of D 4 and the total current which flows in Q!0 will be approximately
equal to 3 times the current which flows in D4, which is approxi-
mately 1.38 mA, as calculated above. The current in the output
transistors will be:
58
IC_QI 0 = IC_Q9 = 3 x 1.02
IC_Q9 = 3.06 mA
Using the values of the currents and voltages that have been calculated
for typical component values, the power dissipation in each component
is tabulated below for the I00 milliwatt level.
PRI 1.9 mW PQI 1.5 mW
PR2 2.2 mW PQ2 1.7 mW
PR3 1.9 mW PQ3 1.5 mW
PR4 1.4 mW PQ4 2.3 mW
PR5 3.1 mW PQ5 1.5 mW
PR6 1.5 mW PQ6 3.1 mW
PR7 0.8 mW PQ7 2.2 mW
PR8 8.6 mW PQ8 6.2 mW
PR9 11.8 mW PQ9 17.9 mW
PRI0 0.8 mW PQI0 18.9 mW
PRII 5.2 mW
Total PR = 39.2 mW
P Tran-
sistor = 56.8 mW
Total power = 99.8 milliwatts
PDI 0.8
PD2 0.8
PD3 2.2
Pd = 3.8 mW
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5.2.2 MC-1530 - 300 Milliwatt Life Test
The test circuit used in the 300 milliwatt test is a
modification of the I00 milliwatt test circuit. This modification
consists of connecting a variable resistance between pin 7 and 8,
which effectively varies the resistance of R 9. It has been empiri-
cally determined that the value of resistance used to produce
300 milliwatts does not cause significant loading on the input
differential stage. The operation of Q4 and QS' the second differ-
ential pair, is also not appreciably affected. We can, therefore,
represent the circuit operating at the 300 milliwatt level with the
network shown in Figure 5-8. The resistor Rk represents the parallel
combination of R 9 and the external rheostat.
From Figure 5-8 it is seen that the total power supplied
by VCC and VEE must equal the sum of the power in the box representing
the differential amplifier and the Q7 current source, and that AIcc
and AIEE differ by 0.5 mA. The power which must be dissipated in
the output section is then:
300 - 33 = 267 m.W
by inspection AIEE + 0.5 = AIcc
267 - 3.0 = 22 mA
and AIEE = 12
The power dissipated in the shunt resistor must be
considered. It was experimentally determined that the 300 mil!iwatts
could be achieved with a nominal shunt resistance of 570 ohms and
a current drain of approximately 30 milliamperes would yield the
proper power dissipation. At these conditions the total power
supplied per device is 360 milliwatts of which approximately
60 mil!iwatts is dissipated in the external resistor. The average
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voltage across Rk was determined to be 5.7 volts.
can be determined by
(Rsh) (R 9)
Rk = R9Rsh
The value Rk
Rk 570 x 6000= _-570 - 520 ohms
adjusting AIEE for the power in the shunt resistor, we have
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__AIEE = 22 +
AIEE = 27 mA
IRk can be determined by
VRk
IRk - Rk
5.7
IR_m = _ = ii.0 mA
and
Ib_Q8 = IRk - IQ7 - iRI 0
neglecting IRI 0 which will be quite small:
IB_Q8 = ii.0 - 1.6 = 9.4 _Tk
since the Collector load resistance, RII, is equal to 5 K, Q8 will
be saturated as, for that matter, will be QI0" The distribution of
current between the output loop (Q9 and QIO) and the driver loop
(RII' Q8' and D3) will be determined by the difference between
VSA T of transistors Q8 and QI0 and the difference between VBE, Q9'
and VD3. This renders the circuit in@eterminate to piecewise
linear analysis.
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The emitter current in Q8 is equal to the sum of the base and
collector currents. The collector current in Q8 can be determined
by
.Vcc - VEE - (VD3 - VCESA T)
IC_Q8 = RI I
The offset voltage for this type of transistor will be on the
order 0.i volts and the value of Rsc will be approximately 75 ohms,
at a level of 2 milliamperes. The value of VSA T will be approxi-
mately 0.25 volts and we may assume that VD3 = 0.8 volts. Therefore
12 - 1.05 _ 2.2 mA
IC-Q8 = 5 K
and
IE_Q8 = 11.6 mA
Regardless of the division of currents between D 3 and QIO' the sum
of the currents at the emitter node of QI0 must be 27 n_.; therefore
IC_QI 0 = 27 - Ii.6 - 1.6 = 13.8 mA
"_ _ 1.2 voltsThe voltage at the emitter of Q6 was found to av_rao_
therefore:
VCE_Q 6 = 6 - 1.2 = 4.8 volts
and assuming VBE = 0.7 volts
VR7 = 4.1 volts
In the foregoing analysis, the current in RI0 has been ignored as
has the base current in Q9"
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The power in the critical elements may now be evaluated. Since QI0
is saturated, most of the power in the output loop will appear at
Q9" Power in the highly stressed components are
PQ9 = 13.8 x 12.0 = 166 mW
PQ6 = 4.8 x 9.4 = 45 mW
PRII = ii x 2.2 = 24 mW
The power dissipated in Q8' QI0' and D 3 will be approximately
15 milliwatts and the power in R7, R9, and the current generator_
IQI0, totals 13.2 milliwatts.
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• SECTION Vl
6.0 SURVEY OF LITERATURE
This section of the quarterly report describes the survey
of existing literatureincluded as part of the program to determine
the failure modesand mechanisms of integrated circuits. The selec-
tion of source documents is described. Conduct of the survey is
discussed. F_ilure mechanisms are listed and described.
6.1 Source Documents
Two hundred and seventeen documents or articles have been
selected for review and study. A list is attached as an Appendix.
Included in the items selected are previous studies and tests, publi-
cations, articles in professional journals, and presentations made
at the various symposia conducted in the reliability engineering
field. Of the documents and articles selected, 169 have been received
and were studied. Those containing the required information and data
were used as references in the listing of failure mechanisms. The
48 other documents will be similarly studied when received. Results
of their study will be included in the final report of the program.
The major source of the information and data assembled ue date has
been the Proceedings of the Physics of Failure in Electronics Symposia
sponsored annually by Rome Air Development Center in conjunction with
the IIT Research Institute and, this year, the Battelle Memorial
Institute. Additional programs from which significant masses of
information were gleaned were the many studies and tests conducted
for Rome Air Development Center in its reliability physics program
since 1961 and the Component Quality Assurance Program (CQAP) con_:
ducted by Autonetics to improve the reliability of the Minuteman
Missile System.
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6.2 Discussion
In 'studying the source materials, it was noted that wide
differences in interpretation and usage of the terms "failure mode"
and "failure mechanism" exist in the field of semiconductor tech-
nology. They occur not only among the various organizations but
also within an organization. Documents defining these terms have
later included tabulations which used such terms as "failure indi-
cator", "failure cause", "basic physical phenomenon", etc., in lieu
of the defined terminology. To avoid ambiguity and misunderstanding,
the term "failure mechanism" is the only term used in this report
and is defined as: The fundamental physical mechanisms that are
responsible for the change causing the observed failure. These
mechanisms are considered to be independent causes of failure.
Study of the source materials could not establish the
relative rates of incidence of the various, failure mechanisms
because quantitative data were furnished in only a few reports of
test. However, a review of the Autonetics studies and _7o recent
studies (references 105 and 135) establishes that the prevalent
causes of failure are imperfections of bonds, interconnects, and
passivation and surface instabilities resulting from surface con-
tamination, to include inversion channelling.
Many of the source documents did not identify specific
failure mechanisms as being responsible for the device failures
reported therein. They have been listed in the Appendix for
information but are not used as references in the following
paragraph.
6.3 Failure Mechanisms
The failure mechanisms are listed below in the order':
bonds, interconnects, passivation, surface contamination, bulk
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defects, and other miscellaneous failure mechanisms in the order
in which they may be introduced during the fabrication process.
6.3.1 Failure Mechanisms Associated With Bonds
INTERMETALLIC COMPOUND FORMATION -
Open and intermittent bonds were experienced in devices
having gold-aluminum metallization when stored at 200 ° and 300°C.
Initially, the failure mechanism was identified as gold diffusing
into aluminum to form AuAI 2 (purple plague). Subsequently, the
failure mechanism was identified as a ternary compound of Au-Ai-Si
(black death). More recently, the failure mechanism has been
identified to be due to the formation of gold-rich Au-AI compounds
in the order AuAI, Au2AI , Au5AI2, Au4Ai and gold (solid solution
of aluminum in gold). Although not all authorities agree as to the
specific failure mechanism involved, it is established that gold
diffuses into aluminum, that silicon present near the Au-AI inter-
face apparently acts as a catalyst in the diffusion, and that it
proceeds more rapidly at higher temperatures. The effects of this
failure mechanism have been reduced by utilizing a!i-alumin_m metal-
lization or by using aluminum leads within the package to form tile
Au-AI bond on the TO-5 post or on the flat-package bonding pad.
(References: i, 6, 14, 18, 19, 21, 36, 51, 54, 55, 61, 66, 69, 72,
74, 77, 83, 104, 105, 113, 119, 120, 124, 129, 136, 139, 148, 149,
155, 172, 174, 182, 185.)
OPEN BOND - OVERBONDING -
Open, intermittent, high-resistance, and shorted circuits
were found to have been caused by overbonding. The open, inter-
mittent, and high-resistance circuits normally result from the
application of excess pressure by the bonding tool on the lead in
the wire bonding process, either severing the lead completely or
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crimping it sufficiently to reduce materially its effective cross-
sectional area for current transfer. The shorted circuits normally
result from the application of excess temperature which splatters
lead material on the surface of the device. Records of this failure
mechanism usuallyinclude the location at which the defective bond
occurs; e.g., on the pad,-at post, etc. (References: 5, 18, 19,
21, 58, 61, 66, 69, 72, 75, 77, 83, 89, 105, 119, 124, 125, 134,
135, 136, 139, 143, 151, 155, 185.)
OPEN BOND - UNDERBONDING-
Both open and intermittent bonds were found to be caused
by underbonding. This results from insufficient pressure and/or
temperature in performing the bonding operation. Reports for this
failure mechanism usually include the description of the type of
underbonding experienced and the location at which it occurs; e.g.,
separation of bond from pad, insufficient contact area, voids or
cracks in bond, separation of lead from terminal, etc. (References:
5, 14, 19, 21, 39, 40, 51, 55, 61, 64, 66, 69, 72, 77, 83, 89, 104,
105, 119, 120, 124, 125, 134, 135, 136, 139, 143, 149, 155, 185.)
IMPROPERBONDLOCATION -
Some intermittent and shorted circuits were found to have
been caused by bonds formed too close to the edge of the interconnect
or the die. In the former case, the failure mechanism was usually
identified as one of the failure mechanisms of proper passiviation;
e.g., pinholes in oxide, scratches in oxide, etc. In the latter case,
the bond was found to have shorted to the substrate material either
directly or by a shunt across the oxide surface. (References: 9,
21, 49, 64, 105, 125, 179.)
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6.3.2 Failure Mechanisms Associated With Interconnects
IMPROPER INTERCONNECT -
Specific failure mechanisms listed under the general heading
of improper interconnect are: poor adhesion of the metal, improper
thickness of the metal, improper width of the metal, and cracks and
scratches in the metal. The first three are normally caused by
improper diffusion. The latter is normally caused by carelessness
in processing. The effect of all of these failure mechanisms is to
reduce the effective cross-sectional area for current transfer. When
the current density at any of these constrictions increases to a value
at which heat energy is produced faster than the substrate can carry
it away, hot spots are experienced and thermal runaway may occur.
(References: 7, 14, 19, 21, 51, 64, 66, 69, 83, 104, 105, 119, 130,
134, 137, 139, 154, 179.)
IMPROPER METALLIZATION -
The specific failure mechanisms listed under the general
heading of improper metallization are: decomposition of the metal,
corrosion of the metal, and oxidation of the metal. Freshly deposited
metal may contain an abnormally high concentration of lattice defects.
When these lattice vacancies or interstitial atoms gradually disappear
under the annealing conditions of later processing steps or use, a
change in the meta!lization occurs. In addition, impurities and
contaminants, particularly moisture, entrappedwithin the package
may react chemically with the metal. The effect of either condition
is a change in the sheet resistivity of the metal film, thus causing
localized heating at constrictions. When heat energy is produced
faster than _ the substrate can carry it away, hot spots are experienced
and thermal runaway may occur. (References: 5, 6, 9, 18, 19, 21, 64,
66, 88, 91, 105, 124, 129, 135, 137, 139, 149, 155.)
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METAL DIFFUSION INTO SILICON -
Circuit failures were experienced when the gold or aluminum
metallization diffused into junction regions, isolation regions, or
the die. Gold has been shown to migrate rapidly across silicon.
Aluminum has been shown to migrate from the areas of metallization,
particularly at the edges and at steps in the oxide, when devices
were stored at 150 ° to 350°C for periods ranging from 2,500 to
ii,000 hours. Aluminum has been shown to react with the oxide
passivation to form an aluminum oxide and silicon at temperatures
ranging from 250 ° to 560°C. The effect of this failure mechanism
can be reduced by proper passivation of devices since the metal
diffuses fastest in partially passivated or unpassivated areas
through regions abounding in pinholes, scratches, etc. (References"
5, 7, 18, 21, 26, 29, 53, 61, 72, 76, 95, 113, 135, 148, 154, 175,
179.)
6.3.3 Failure Mechanisms Associated With Passivation
Specific failure mechanisms listed under the general heading
of improper passivation are: pinholes in oxide, cracks in oxide,
scratches in oxide, feathering of oxide, flaking of oxide, under-
cutting of oxide, and insufficient thickness of oxide, to include
unpassivated areas. The partially passivated or unpassivated areas
cause failure by providing a shunt for current flow oz" by permitting
impurities and contaminants to diffuse into the surface of the die.
The failure mechanisms of improper passivation are related to the
other failure mechanisms which identify partially passivated or
unpassivated areas. (References: "7, 8, 14, 19, 21, 34, 58, 60,
66, 67, 83, 88, i01, 104, 105, 108, 114, 116, 119, 120, 124, 126,
134, 136, 138, 139, 146, 151, 154, 155, 158, 179.)
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6.3.4 Failure Mechanisms Associated With Surface Contamination
INVERSION CHANNELLING -
Inversion channelling has been the subject of many articles
in professional journals and presentations at the symposia. It
occurs when a bias voltage applied across a PN junction causes
mobile impurity ions (on the surface of the passivation, within
the passivation, or at the interface be_zeen the passivation and
the surface) to move to create a concentration of charges over the
semiconductor material adjacent to the junction. This charge con-
centration causes a concentration of carriers of opposite polarity
in the surface of the silicon adjacent to the junction and when
great enough, will invert p-type material to n-type material (or
n-type material to p-type material). It has been sh_zn that this
condition is temperature-dependent (i.e., high ambient or junction
temperature accelerates the failure mechanism) and that the inversion
of only a few monolayers at the semiconductor surface is necessary to
create a channel of electrical significance. This failure mechanism
is manifested by an increase in leakage current and, in some cases,
a decrease in gain at low collector currents. It is reversible by
baking the devices at 200°C for 3-5 hours with no bias voltage
applied. (References: i, 2, 3, 5, ii, 21, 22, 23, 24, 25, 32,
49, 57, 58, 60, 76, 88, 89, 90, 91, 92, 96, i00, i01, 109, 113,
119, 128, 136, 138, 139, 157, 159, 161, 172, ].75.)
SURFACE CONTAMINATION -
Device failures were found to be caused by the presence
of organic materials left on the die surface during processing of
the device in fabrication. These materials caused device failure
by providing a resistive short be_zeen circuit elements or by
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reacting chemically with the device materials. (References: 2, 8,
9, 19, 20, 21, 24, 28, 29, 39, 47, 49, 60, 61, 66, 67, 72, 88, 91,
105, 109, 112, 116, 117, 120, 124, 128, 133, 134, 135, 136, 139,
143, 147, 154, 155, 161, 163, 175, 179.)
CRACKSAND SCRATCHESIN DIE -
Cracks in silicon die were found to be caused primarily
by overpressure applied during the die-to-header bonding operation
or by mechanical stress induced in the dice by changing thermal
conditions or shock and vibration in cases where the die was not
thoroughly attached to the header throughout the interface. Scratches
in dice were found to result during processing. Cracks or scratches
occurring" before passivation may result in failures from other failure
mechanisms, such as metal diffusion into silicon, pinholes in oxide,
etc. Those occurring after passivation provide shunts for current
flow or partially passivated or unpassivated paths by which impurities
and contaminants within the package diffuse into the die, causing
eventual failure of the die. (References: 5, 18, 20, 21, 39, 49,
54, 58, 64, 66, 69, 80, 82, 89, 105, 119, 124, 134, 135. 139, 143,
179, 188. )
ETCH.PITS -
Etch pits were found to cause failures because they provided
areas contributing to improper passivation of the surface and eventual
diffusion into the die of the impurities and contaminants present
t
within the package. (References: 20, 34, 50, 64, 76, 80, 82, 88,
151, 175, 188.)
FAULTY SEAL -
Device failures were found to be caused by faulty seals
which permitted contaminants, particularly moisture, to penetrate
the package and react chemically with the device materials. The
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specific failure mechanisms listed under the general heading of
faulty seal are: faulty cap-to-case seal, faulty preform-to-case
seal, broken insulation around terminal, and faulty insulator-to-case
seal. The faulty seals were found to be caused by poor wetting of
the elements of the seal during assembly or breaking of insulation
due to mechanical stresses created in the interface by differences
in the thermal expansions of the elements of the seal. (References:
15, 21, 22, 49, 64, 69, 70, 83, 114, 134, 135, 136, 139,143, 179.)
FOREIGN MATERIAL INSIDE PACKAGE-
The two predominant types of device failure experienced
from foreign material inside the package were shorts caused by con-
ducting material and mechanical damage caused by nonconducting
materials during shock and vibration testing. (References: 2, 21,
49, 61, 64, 66, 69, 80, 88, 105, 117, 119, 120, 124, 125, 126, 129,
130, 133, 134, 136, 139, 179.)
6.3.5 Failure Mechanisms Associated With Bulk Defects
EXPITAXIAL DE_ ECT_ -
Edge dislocations, isolated dislocations, twin boundaries,
stacking faults and "stair-rod" dislocations associated with stacking
faults were found to exist in the silicon wafer. There is little
evidence that these defects, in themselves, have a deleterious effect
on the operation of semiconductor devices. However, it is established
that such lattice imperfections yield nonuniform doping and provide
nucleation centers for impurity pre'cipitation. "Stair-rod" dislo-
cations have been established as the most serious of these types of
defects. (References: 5, 20, 21, 26, 28, 33, 34, 49, 59, 67, 76,
80, 81, 82, 83, 119, 126, 133, 138, 151, 158, 163, 188.)
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BULK DEFECTS -
Relatively few failures were found to have been caused by
bulk defects. Devicesmade from wafers having bulk defects which are
inherent in the wafer or are introduced during processing are normally
rejected during production line electrical tests. The failure mechanism
bulk defects, as used in this survey categorizes those failures for
which another failure mechanism cannot be found. As an example, if
a transistor were to degrade under the temperature, voltage, and
current conditions of its use and all other possible failure mecha-
nisms (e.g., diffusion of metal into silicon, surface contamination,
pinholes in oxide, etc.) were eliminated, bulk defects might have
been the failure mechanism postulated as responsible for the failure.
Included _ithin this failure mechanis_ are failure modes caused by
current concentration centers, unstable or improper resistors, and
faulty capacitors, diodes, and transistors. However, the references
listed below also include failures reported as due to this mechanism
for which failure analyses did not continue until a specific failure
mechanism was identified. (Reference: Ii, 15, 19, 20, 21., 30, 36,
49, 58, 60, 61, 64, 68, 69, 70, 89, 96, 105, 109, 1].2, 113, 117,
120, 125, 133, 136, 139, 143, 147_ 155, 16]., 166, ].75, 179.)
6.3.6 Miscellaneous Failure Mechanisms
IMPROPER MASKING OR ETCHING -
Relatively few failures were found to have been caused by
improper masking or etching. Devices made from wafers having imper-
fections due to these processing errors are normally rejected during
production line electrical tests. In those cases where the imper-
fections are not detected by electrical tests, subsequent failure
analysis defines more specifically the failure nlecha_ism responsible
for failure (e.g., undercutting of oxide_ improper thickness of oxide,
etc.). (References: 19, 21, 61, 64, 66, 69, 83, 88, 105, 120, 126,
138, 139, 155, 179.)
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MISORIENTATION OF DIE -
Relatively few failures were found to have been caused by
the misorientation of the die within the package, improper design
layout, or improper marking of the pins of the device. In most
cases, the devices havinglthis failure mechanism are rejected during
production line electrical tests or the failure mechanism is identi-
fied as one of the other failure mechanisms, e.g., lead routing,
sagging leads, etc. (References: 21, 66.)
VOID UNDER DIE AND LOOSE DIE -
Hot spots and thermal runs_Tay were found frequently to be
caused by voids under dice and loose dice because the heats generated
in use were not dissipated through the die-to-header bond to the
package. This failure mechanism results from poor wetting of the
die and/or the header during assembly. (References: 9, 21, 29,
30, 39, 49, 52, 53, 54, 55, 58, 66, 89, 9], 112, 119, 134, 135_
136, 139, 143.)
IMPROPER LF_%DS -
Specific failure mechanisms listed under the. general heading
of improper leads are: improper lead routing, sagging leads, ex-
cessive lead length, insufficient lead length, and broken leads.
Intermittent and shorted circuits were found to have been caused
by the first three failure mechanisms when leads touched other
leads, the die, the package lid, or the metal interconnect. Open
and intermittent circuits were found to have been caused by leads
breaking from excess tension (too short) and leads which had been
damaged or broken during processing in fabrication. (References:
9, 19, 21, 66, 69, 70, 89, 105, 124, 125, 136, 139, 175, 179.)
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CRACKEDDIE -
Cracked dice were experienced in devices subjected to
repeated temperature cycles. This failure mechanism was determined
to be caused by mechanical stresses created in the die by differences
in the thermal expansions of the die, the eutectic, and the header.
It was eliminated by utilizing materials having more compatible co-
efficients of thermal expansion. (SIC) (Rferences: 5, 20, 3!_ 49,
53, 54, 58, 134.)
EXTERNAL SURFACECONTAMINATION-
External surf_o_ _i_-;;_o_-_ was found t_ _,= c.... 8
electrically "good" dice to be classified as failu_:es. Co;Jtamir_a-
tion on the package provided external leakage paths beD_een
terminals or between a terminal and the package. These contaminants
may be present because of improper cleaning or handling or because
of the use of improper materials. (References: 5, 2], 49.)
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